

①⑩ Publication number: **0 528 744 A3**

①⑫

EUROPEAN PATENT APPLICATION

①⑪ Application number: **92480103.8**

①⑤ Int. Cl.⁶: **G06F 11/20**

①⑬ Date of filing: **10.07.92**

①③ Priority: **20.08.91 US 747848**

①④ Date of publication of application:
24.02.93 Bulletin 93/08

①⑥ Designated Contracting States:
DE FR GB

①⑧ Date of deferred publication of search report:
30.06.93 Bulletin 93/28

①⑦ Applicant: **International Business Machines Corporation**
Old Orchard Road
Armonk, N.Y. 10504 (US)


①② Inventor: **Dawson, James W.**
32 Bart Drive
Poughkeepsie, New York 12603 (US)
 Inventor: **DeLuca, George A.**
R.D. 1, Box 274
Salt Point, New York 12578 (US)
 Inventor: **Nicowicz, Michael**
56 Circle Drive
Hopewell Junction, New York 12533 (US)

①④ Representative: **Schuffenecker, Thierry**
Compagnie IBM Franco, Département de
Propriété Intellectuelle
F-06610 La Gaudie (FR)

①⑥ Latch assisted fuse testing for customized integrated circuits.

①⑦ On-chip circuitry facilitates fuse testing in customized integrated circuits. The circuitry has specific application in testing fuse redundancy high and memories. A latch assisted fuse testing (LAFT) methodology employs an on-chip latch stack which can be used in place of the fuses. The latches in the stack are programmable and can perform the same function as the fuses during chip operation. This allows testing or experimentation to be performed nondestructively, without blowing any fuses. In one particular application of the invention, memory arrays with redundant blocks on a chip are provided with the on-chip latch stack. After the tests based on previously generated error data are performed using the latch stack, fuses are blown to repair the memory array by replacing defective memory blocks with redundant blocks.

FIG. 1



EP 0 528 744 A3

Jouve, 18, rue Saint-Denis, 75001 PARIS

EP 0 528 744 A3

European Patent
Office

EUROPEAN SEARCH REPORT

Application Number

EP 92 48 0103

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl. 5)
A	EP-A-0 327 861 (SIEMENS) * the whole document *	1, 4, 6	G06F11/20
A	FR-A-2 611 401 (THOMSON SEMICONDUCTEURS) * the whole document *	1, 2, 4, 6, 7	
			TECHNICAL FIELD(S) REACHED (Int. Cl. 5)
			G06F
The present search report has been drawn up for all claims			
Place of search BERLIN		Date of completion of the search 14 APRIL 1993	Searcher WASCHE C.
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background Q : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons G : member of the same patent family, corresponding document</p>			